I. INTRODUCTION
Recently, junctionless nanowire transistors (JNTs) have been proposed and demonstrated as promising new devices, featuring simple fabrication processes and best possible short-channel effect (SCE) immunity [1] - [3] . Based on the utilization of poly-Si junctionless (JL) transistors for 3-D integrated circuit (IC) applications [4] - [8] , the evolution of p-type poly-Si JL transistors is essential to combine with n-type poly-Si JL transistors forming CMOS devices. Until now, only a few p-type poly-Si JL transistors [9] , [10] and junctionless accumulation mode (JAM) transistors [11] have been demonstrated. To acquire excellent gate-to-channel controllability, a hybrid P/N channel was introduced to effectively turn the p-type poly-Si JL transistors off by an inherent depletion width [9] . However, this results in an increase in fabrication complexity and the occurrence of intermixing within the hybrid P/N channel.
Recently, JAM transistors have been proposed and developed to overcome several drawbacks in JL transistors regarding a more severe threshold voltage (V TH ) fluctuation [7] , [12] - [15] and a higher S/D series resistance (R SD ) [11] , [16] by simultaneously reducing the channel doping concentration (N ch ) and enhancing the S/D doping concentration (N S/D ). Compared with the channel region in JL transistors with the same homogeneously doping types and heavily doping concentration as the S/D region [2] , [8] , the channel region in JAM transistors has a lower doping concentration (higher channel resistance) than that of the S/D region [2] . Furthermore, in the ON-state, based on the use of an identical work function gate, the current transport mechanism for JAM transistors is similar to surface conduction under a high electric field rather than bulk conduction, which is the current transport mechanism of JL transistors under a low electric field [2] , [3] . For p-type JL or JAM transistors with a heavily doped p + channel, it is expected that the boron atoms will significantly penetrate through the gate oxide from the p + channel toward the n + gate electrode during a high thermal-budget process, namely, reverse boron penetration. This accompanies the degradation in the electrical characteristics of p-type JL or JAM transistors. This is similar to the phenomenon (boron penetration) in p-type inversion-mode (IM) transistors with a heavily doped p + poly-Si gate [17] - [19] . As a result, in this study, we explore the influence of N ch and the thermal budget of the S/D activation process on device performance to further evaluate the optimum N ch and mitigate the reverse boron penetration.
II. DEVICE FABRICATION
The schematic 3-D structure of a PG JL FET for the key fabrication steps is shown in Fig. 1 . First, the silicon nitride (Si 3 N 4 ) layer with a film thickness of 150 nm was deposited on the 500-nm-thick thermal oxide grown on a Si wafer. Next, the 40-nm-thick undoped amorphousSi (a-Si) layer was deposited by low-pressure chemical vapor deposition (LPCVD) and then crystallized during the solid-phase crystallization (SPC) process at 600 • C for 24 h in N 2 ambient. Subsequently, the undoped poly-Si layers were implanted with 18-keV boron difluoride ions (BF 2 + ) to doses of 4 × 10 12 cm −2 , 2 × 10 13 cm −2 , 8 × 10 13 cm −2 , and 4 × 10 14 cm −2 . After the dopant activation, an 11-nm-thick etching stopping layer (ESL) and a 50-nm-thick sacrificial layer (n + poly-Si) were continuously deposited by LPCVD [ Fig. 1(a) ]. After the patterning of the sacrificial regions, the 50-nm-thick tetraethoxysilane (TEOS) oxide was Fig. 1(h) ]. For comparison, some PG JAM FETs, serving as modulated devices, were also fabricated without the additional S/D activation process. Fig. 2(a) presents the top view scanning electron microscopy (SEM) image of the PG JAM FETs with the p + poly-Si fin channels at channel length L C = 0.35 μm, and Fig. 2(b) presents the crosssectional transmission electron microscopy (TEM) image of the PG JAM FETs with a Pi-gate configuration along A-A' marked in Fig. 2(a) . Fig. 2(b) clearly shows that the channel thickness (T ch ) × the channel width (W ch ) and the effective channel width (W eff = 2× T ch + W ch ) for the PG JAM FETs are, respectively, 36.0 nm × 26.7 nm and 98.7 nm.
III. RESULTS AND DISCUSSION
The p poly-Si films with different doping concentrations (N film = N ch ). The Hall hole concentration can obviously enhance as N film becomes higher than 1 × 10 18 cm −3 in relation to the grain boundary defects that are abundantly saturated with the p-type dopants [20] . In addition, the resistivity (ρ) reduces with an increase in N film [20] . As can be seen in Fig. 3 , this finding implies that the careful adjustment of N ch must be noted in poly-Si JAM FETs. Fig. 4 shows the transfer characteristics of the PG JAM FETs with different N ch . For PG JAM FET-A with a relatively high N ch , the drain current cannot be effectively modulated because W ch for this device is too wide to be fully depleted. In other words, the doping level in this device is too high to acquire a fully depleted fin channel by the gate bias within a bias range of −3 V to 0 V [21] . V TH values for the PG JAM FETs, defined by a constant current of 5 × 10 −9 A, are -0.91 V for PG JAM FET-B, -1.31 V for PG JAM FET-C, and -1.60 V for PG JAM FET-D. The obvious variation between these values means that V TH is highly sensitive to the doping concentration [12] , [22] . A superior device performance for PG JAM FET-C with a suitable N ch (5 × 10 18 cm −3 ) is observed in terms of both the best average It should be noted that the augmentation in N ch can not only enhance the effective carrier concentration (N eff ) but also increase impurity scattering [23] . Consequently, I ON for PG JAM FET-B with a higher N ch is slightly larger than that for PG JAM FET-C. Three simulation results were proposed in the previous literatures [3] , [23] , [24] . First, Liu et al. [24] showed that the enhancement in the carrier density near the surface of the channel for the JAM transistor with a lower N ch (5 × 10 17 cm −3 ) is larger with the increase of V G in the subthreshold region than that of the JAM transistor with a higher N ch (1 × 10 19 cm −3 ). In addition, for the JAM transistor, the carrier density and current density near the surface of the channel are higher than that in the center of the channel at V G − V TH = 1 V [24] . Second, Akhavan et al. [3] and Wei et al. [23] , respectively, showed that the drain current in the IM transistor slowly increases with an increase in V G and the carrier mobility in the IM transistor obviously decreases with an increase in the carrier density when the IM transistor operates under strong inversion (high carrier density or ON-state). This indicates that the carriers of JAM transistors would undergo strong surface scattering and phonon scattering as JAM transistors with a low N ch operate under strong accumulation (high carrier density or ON-state) [2] , [3] . According to the above-mentioned analyses and explanations, the hole current in PG JAM FET-D with the lowest N ch (N eff ∼ 1.3 × 10 15 cm −3 ) could suffer from more serious effects associated with the defective interface, surface scattering, and phonon scattering [2] , [3] . This is because the current transport mechanism for this device tends toward surface conduction, resulting in the degradation in A.S.S. and the reduction in I ON . formation. It is worth noting that more boron atoms can penetrate through the gate oxide from the p + poly-Si fin channel toward the n + poly-Si gate electrode after the additional S/D activation process. The transfer characteristics of the PG JAM FETs with (PG JAM FET-C) and without (PG JAM FET-E) the additional S/D activation process after the gate stack formation are presented in Fig. 6 . Compared with that of PG JAM FET-C, PG JAM FET-E exhibits a steeper S.S. of 86 mV/dec., a lower A.S.S. of 96 mV/dec., and a more negative V TH of -1.52 V. Fig. 7 illustrates the cumulative probability of the A.S.S. and V TH for PG JAM FETs with (PG JAM FET-C) and without (PG JAM FET-E) the additional S/D activation process after the gate stack formation. For PG JAM FET-C, the A.S.S. deteriorates mainly because of an increase in the interface state density [17] - [19] , and the positive shift in V TH is largely attributed to the further generation of the negative fixed charge within the gate oxide [18] , [19] compared with that of PG JAM FET-E. Moreover, note that I ON for PG JAM FET-E is lower than for PG JAM FET-C, as shown in Fig. 7 . To better understand and analyze the decline in I ON for both devices, R SD is derived from
, where R total is the total resistance, W eff is the effective channel width, μ eff is the effective mobility, and C ox is the gate oxide capacitance. As V G − V TH is close to infinity, the second term on the right-hand side of the equation can be ignored, i.e., R total is equal to R SD . Fig. 8 compares the extracted R total as a function of V G for PG JAM FETs with (PG JAM FET-C) and without (PG JAM FET-E) the additional S/D activation process after the gate stack formation. The extrapolated R SD for PG JAM FET-E (∼ 13.0 k ) has around 71% augmentation as compared with that for PG JAM FET-C (∼ 7.6 k ). This shows that the S/D activation time for PG JAM FET-E may not be long enough to obtain a lower R SD . The inset in Fig. 8 shows the output characteristics for both devices. The driving current augments around 35% from 47.58 μA/μm (PG JAM FET-E) to 64.10 μA/μm (PG JAM FET-C) at V G -V TH = V D = −2 V, which corresponds to the result of R SD , as presented in Fig. 8 . Therefore, the optimization of the S/D activation condition is necessary to simultaneously improve R SD and minimize the thermal VOLUME 6, 2018 317 budget. Table 1 shows the comparison of the key parameters for this study and other published p-type poly-Si JL and JAM FETs. Among these devices, PG JAM FET-E exhibits not only a low R SD owing to the utilization of the RS/D configuration but also the smallest threshold voltage fluctuation ( V TH ) as a result of the p + poly-Si fin channel with the lowest N ch and PG JAM FET-E without the employment of the hybrid P/N channel. V TH for PG JAM FET-E can be further suppressed by the reduction of equivalent oxide thickness [7] , [26] - [28] and the precise controllability of dry etching conditions [7] . In those categories of p-type poly-Si JL and JAM FETs, PG JAM FET-E displays the steepest S.S. of 86 mV/dec., the highest I ON of 47.58 μA/μm, and a relatively high I ON /I OFF of 7.7 × 10 7 .
IV. CONCLUSION
In this study, the influence of N ch and reverse boron penetration on the electrical characteristics of p-type PG JAM FETs has been experimentally investigated and discussed. N eff and V TH for PG JAM FETs are highly sensitive to doping concentration. For the first time, it was found in p-type PG JAM FETs that more boron atoms can penetrate through the gate oxide from the p + fin channel toward the n + gate electrode after a higher thermal-budget process, leading to the positive shift in V TH and the deterioration in the subthreshold behavior. By employing a suitable N ch and a lower thermalbudget process for the S/D activation, PG JAM FETs can exhibit a steeper S.S., a lower A.S.S., and a relatively high I ON /I OFF , thereby becoming promising candidates for future 3-D IC applications.
